description. The 74AC circuit is designed to be used in high-performance memory-decoding or data-routing applications requiring very short propagation. A. ACTIVE. LCCC. FK. 1. TBD. POST-PLATE. N / A for Pkg Type. – 55 to A. SNJ54LS. FK. EA. ACTIVE. Product data sheet. 2 of NXP Semiconductors. 74HC; 74HCT 3-to-8 line decoder/demultiplexer. 3. Ordering information. 4. Functional diagram.

Author: Tezil Mem
Country: Colombia
Language: English (Spanish)
Genre: Technology
Published (Last): 2 February 2016
Pages: 147
PDF File Size: 18.90 Mb
ePub File Size: 19.30 Mb
ISBN: 370-2-53596-418-5
Downloads: 48239
Price: Free* [*Free Regsitration Required]
Uploader: Arashizshura

If somebody has the right model please upload it. The pins E1 and E2 are inverted and E3 is normal in datasheet.

In model E1 is normal and E2 and E3 are inverted. Can anybody fix the model.

Last edited by jayanth. There’s a meaningless datasheer in pins names, at least in some vendor’s data sheets, but input polarity is correctly assigned to pin numbers. All have the same pinouts. It’s a Proteus model error. See page 2 here. In Proteus model, E1 is normal and E2 and E3 are bubbled. E1 to E3 are just arbitrary names. I don’t see a relevance of keeping it.

The important point is to have the non-inverted input at pin 6. Ignoring the pin namings do they operate as shown in the symbol the invered ones as inverted and the non inverting as non inverting?


Please don’t make requests for help in private using PM. Create a thread in the forum so that other members can benefit from the posted answers. Consider reading this before posting: I connected E1, E2, E3 together to a logic toggle and tried giving 1 and 0.

The outputs doesn’t change state.

33 Fantastic 74238 Datasheet

Originally Posted by jayanth. No the model is not working.

I need extra NOT gates? I need to completely turn off the outputs without changing the output state i.

Even if device exist which doesn’t remember the previous output state will also do dataheet all after turning OFF the outputs I change the state of the outputs. Last edited by FvM; 28th October at What is your connection, Did you used inversion or directly connected?? When using CC and will be perfectly matched. Sounds like you are asking for an obvious feature of the said chips. How to control the outputs by using one line for all the 3 ENx pins?

I need extra NOT gates?. Originally 742388 by FvM.

33 Fantastic Datasheet – friv2hub

Similar Threads adout decoder 74HC About the Model for Proteus! Part and Inventory Search. AF modulator in Transmitter what is the A? What is the function of TR1 in this circuit 3. Losses in inductor of a boost satasheet 9. Turn on power triac – proposed circuit analysis 0. Choosing IC with EN signal 2. Measuring air gap of a magnetic core for datazheet inductors and flyback transformer 7. Hierarchical block is unconnected 3. Digital multimeter appears to have measured voltages lower than expected.


PV charger battery circuit 4. How reliable is it? Equating complex number interms of the other 6. CMOS Technology file 1.

ModelSim – How to force datashewt struct type written in SystemVerilog? Input port and input output port declaration in top module 2. PNP transistor not working 2.

Distorted Sine output from Transformer 8. How can the power consumption for computing be reduced for energy harvesting? Dec 242: How do you get an MCU design to market quickly?

Dec 248: Heat sinks, Part 2: Synthesized tuning, Part 2: The time now is